dc-304666°FORM PTO-1390 TRADEMARK OFFICE (REV 11-2000)

U S DEPARTMENT OF COMMERCE PATENT AND

TRANSMITTAL LETTER TO THE UNITED STATES **DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. § 371**

INTERNATIONAL APPLICATION NO.

INTERNATIONAL FILING DATE

July 25, 2000

ATTORNEY'S DOCKET NUMBER

449122022900

September 16,1999

U.S. APPLICATION NO. (If known, see 37 CFR 1.5)

10/088140

Not yet assigned

PRIORITY DATE CLAIMED

TITLE OF INVENTION

PCT/DE00/02441

METHOD FOR MINIMIZING ATM CELL MEMORY APPLICANT(S) FOR DO/EO/US

Athanase MARIGGIS										
Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:										
1.	This is a FIRST submission of items concerning a filing under 35 U.S.C. 371.									
2.		This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371.								
3.		This is an express request to begin national examination procedures (35 U.S.C. 371(f)). The submission must include items (5), (6), (9) and (21) indicated below.								
	×	The US has been elected by the expiration of 19 months from the priority date (PCT Article 31).								
14. 15. 16.	×	A copy of the International Application as filed (35 U.S.C. 371(c)(2))								
	a.	is attached hereto (required only if not communicated by the International Bureau).								
100 100 100 100 100 100 100 100 100 100	b.	has been communicated by the International Bureau.								
Ę	c.	is not required, as the application was filed in the United States Receiving Office (RO/US).								
6.	X	An English language translation of the International Application under PCT Article 19 (35 U.S.C. 371(c)(2)).								
श्रेष्ट्र श्रेष्ट	a.	is attached hereto.								
100	b.	has been previously submitted under 35 U.S.C. 154(d)(4).								
14. No.		Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3)).								
The Brain State State State	a.	are attached hereto (required only if not communicated by the International Bureau).								
Stores Stores	b.	have been communicated by the International Bureau.								
	c.	have not been made; however, the time limit for making such amendments has NOT expired.								
İ	d.	have not been made and will not be made.								
8.		An English language translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).								
9.	X	An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).								
10.		An English language translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)								
Ite	ems 11.	s 11. to 16. below concern document(s) or information included:								
11.	- 🗆	n Information Disclosure Statement under 37 CFR 1.97 and 1.98.								
12.	X									
13.	X									
14.		A SECOND or SUBSEQUENT preliminary amendment.								
15.	X	A substitute specification.								
16		A change of power of attorney and/or address letter.								
17		A computer-readable form of the sequence listing in accordance with PCT Rule 13ter.2 and 35 U.S.C. 1.821 - 1.825.								
18		A second copy of the published international application under 35 U.S.C. 154(d)(4).								
19		A second copy of the English language translation of the international application under 35 U.S.C. 154(d)(4).								
20.	X	Other items: 1) Application Data Sheet; 2) Int'l Search Report; 3) IPER; 4) Return receipt postcard.								
		CERTIFICATE OF HAND DELIVERY								
1 here 2002	eby cer	tify that this correspondence is being hand filed with the United States Patent and Trademark Office in Washington, D.C. on March 15,								

Melissa Garton

U.S. A	APPLICATION NO. (if known, se	e 37 CFR 1.5)		INTERNATION	AL APPLICATION NO.	ATTORNEY DO	CKET NO.	
Not yet assigned 10 / 088140 PCT/DE00/02441						449122022900		
21.	☑ The following fees are submitted: BASIC NATIONAL FEE (37 CFR 1.492(a)(1)-(5)):						CALCULATIONS PTO USE ONLY	
	Neither international p nor international search and International Search							
	International prelimina USPTO but Internation							
	International prelimina but international search							
	International prelimina but all claims did not s							
International preliminary examination fee (37 CFR 1.482) paid to USPTO and all claims satisfied provisions of PCT Article 33(1)-(4)\$100.00								
		EN	TER APPI	ROPRIATE	BASIC FEE AMOUNT =	\$890.00		
To the first first	Surcharge of \$130.00 for furnishing the oath or declaration later than \square 20 \square 30 months from the earliest claimed priority date (37 CFR 1.492(e)).							
San San San	CLAIMS	NUMBER FILED	NUMBE	R EXTRA	RATE			
ě	Total claims	- 20 =			x \$18.00	\$0		
	ndependent claims	- 3 =			x \$84.00	\$0		
12	MULTIPLE DEPEND	MULTIPLE DEPENDENT CLAIM(S) (if applicable) + \$280.00				\$0		
3:5.			TOT	AL OF ABO	VE CALCULATIONS =	\$890.00		
					\$0			
jeg.					SUBTOTAL =	\$890.00		
Applicant claims small entity status. See 37 CFR 1.27. The fees indicated above are reduced by ½. SUBTOTAL = Processing fee of \$130.00 for furnishing the English translation later than 20 □ 30 months from the earliest claimed priority date (37 CFR 1.492(f)). +						\$0		
TOTAL NATIONAL FEE =						\$890.00		
Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property + TOTAL FEES ENCLOSED =						\$40.00		
						\$930.00		
						Amount to be refunded:	\$	
							\$	

- Please charge my <u>Deposit Account No. 03-1952</u> (referencing Docket No. 449122022900) in the amount of \$930.00 to cover the above fees. A duplicate copy of this sheet is enclosed.
- b. End The Commissioner is hereby authorized to charge any additional fees that may be required, or credit any overpayment to **Deposit Account No. 03-1952** (referencing Docket No. 449122022900).

NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:

1.347

Kevin R. Spivak Morrison & Foerster LLP 2000 Pennsylvania Avenue, N.W. Washington, D.C. 20006-1888

Kevin R. Spivak Registration No. 43,148

March 15, 2002

SIGNATURE

dc-304666°FORM PTO-1390 11.S. DEPARTMENT OF COMMERCE PATENT AND ATTORNEY'S DOCKET NUMBER TRADEMARK OFFICE (REV 11-2000) 449122022900 TRANSMITTAL LETTER TO THE UNITED STATES U.S. APPLICATION, NO (If known, see 37 CFR 1.5) DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. § 371 INTERNATIONAL APPLICATION NO. INTERNATIONAL FILING DATE PRIORITY DATE CLAIMED **September 16,1999** July 25, 2000 PCT/DE00/02441 TITLE OF INVENTION METHOD FOR MINIMIZING ATM CELL MEMORY APPLICANT(S) FOR DO/EO/US Athanase MARIGGIS Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information: × This is a FIRST submission of items concerning a filing under 35 U.S.C. 371. 2. This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371. This is an express request to begin national examination procedures (35 U.S.C. 371(f)). The submission must include items (5), (6), (9) and (21) × The US has been elected by the expiration of 19 months from the priority date (PCT Article 31). X A copy of the International Application as filed (35 U.S.C. 371(c)(2)) is attached hereto (required only if not communicated by the International Bureau). b. \boxtimes has been communicated by the International Bureau. c. is not required, as the application was filed in the United States Receiving Office (RO/US). X An English language translation of the International Application under PCT Article 19 (35 U.S.C. 371(c)(2)). X is attached hereto. has been previously submitted under 35 U.S.C. 154(d)(4). Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3)). are attached hereto (required only if not communicated by the International Bureau). b. have been communicated by the International Bureau. П have not been made; however, the time limit for making such amendments has NOT expired. c. d. have not been made and will not be made. An English language translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)). 区 An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)). 10. An English language translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)). Items 11. to 16. below concern document(s) or information included: 11. An Information Disclosure Statement under 37 CFR 1.97 and 1.98. 12. × An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included. X 13. A FIRST preliminary amendment. **DUPLICATE COPY FOR** A SECOND or SUBSEQUENT preliminary amendment. FEE PROCESSING \mathbf{x} 15. A substitute specification. 16 A change of power of attorney and/or address letter. 17 A computer-readable form of the sequence listing in accordance with PCT Rule 13ter.2 and 35 U.S.C. 1.821 - 1.825. 18 A second copy of the published international application under 35 U.S.C. 154(d)(4). 19 A second copy of the English language translation of the international application under 35 U.S.C. 154(d)(4). × 20. Other items: 1) Application Data Sheet; 2) Int'l Search Report; 3) IPER; 4) Return receipt postcard. CERTIFICATE OF HAND DELIVERY I hereby certify that this correspondence is being hand filed with the United States Patent and Trademark Office in Washington, D.C. on March 15, 2002. Melissa Gaiton

CERTIFICATE OF HAND DELIVERY

I hereby certify that this correspondence is being hand filed with the United States Patent and Trademark Office in Washington, D.C. on March 15, 2002.

#3/

Melissa Garton

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In the application of:

Athanase MARIGGIS

Examiner:

Not yet assigned

Serial No.:

Not yet assigned

Group Art Unit:

Not yet assigned

Filing Date:

March 15, 2002

For:

METHOD FOR MINIMIZING ATM

CELL MEMORY

PRELIMINARY AMENDMENT

BOX PCT

Commissioner for Patents Washington, D.C. 20231

Sir:

Prior to examination on the merits, please amend this application as follows:

In the Claims:

Please cancel claims 1-6.

Please add new claims 7-18 as follows:

7. (New) A method for minimizing packet memory, having a multiplicity of channel-specific packet memories, each of which is configured to hold a data packet, comprising: reading the data packets into a channel-specific packet memory by a writing device; and removing the data packets from the channel-specific packet memory by a reading device, wherein

the data packets stored in the multiplicity of channel-specific packet memories are read out cyclically under the control of the reading device in accordance with the status of a multiplicity of counting devices.

- 8. (New) The method as claimed in claim 1, wherein each of the multiplicity of counting devices is assigned to one of the channel-specific packet memories.
- 9. (New) The method as claimed in claim 1, wherein the status of two of the counting devices differs essentially by a factor which is distinguished from the division of the number of bytes of a data packet and the number of channels.
- 10. (New) The method as claimed in claim 1, wherein the data packets are ATM cells, and the packet memories are ATM cell memories.
- 11. (New) The method as claimed in claim 1, wherein the writing device is an interface.
- 12. (New) The method as claimed in claim 1, wherein the reading device is a framer device which inserts ATM cells into an SDH transmission frame.
- 13. (New) A system for minimizing packet memory, comprising:

a multiplicity of channel-specific packet memories, each of which is configured to hold a data packet, the data packets being read into a channel-specific packet memory by a writing device and removed from the channel-specific packet memory by a reading device, wherein the data packets stored in the multiplicity of channel-specific packet memories are read out cyclically under the control of the reading device in accordance with the status of a multiplicity of counting devices.

- 14. (New) The system as claimed in claim 13, wherein each of the multiplicity of counting devices is assigned to one of the channel-specific packet memories.
- 15. (New) The system as claimed in claim 13, wherein the status of two of the counting devices differs essentially by a factor which is distinguished from the division of the number of bytes of a data packet and the number of channels.
- 16. (New) The system as claimed in claim 13, wherein the data packets are ATM cells, and the packet memories are ATM cell memories.
- 17. (New) The system as claimed in claim 13, wherein the writing device is an interface.

18. (New) The system as claimed in claim 13, wherein the reading device is a framer device which inserts ATM cells into an SDH transmission frame.

In the Abstract:

Please replace the Abstract with the substitute Abstract attached hereto.

REMARKS

Amendments to the specification have been made and are submitted herewith in the attached Substitute Specification. We have included both a clean copy of the specification and a marked-up version showing the changes made. The claims and abstract have been amended herewith in the Preliminary Amendment. All amendments have been made to place the application in proper U.S. format and to conform with proper grammatical and idiomatic English. None of the amendments herein are made for reasons related to patentability. No new matter has been added.

Attached hereto is a marked-up version of the changes made to the claims by the current amendment. The attached page is captioned "Version with markings to show changes made".

In the unlikely event that the transmittal letter is separated from this document and the Patent Office determines that an extension and/or other relief is required, applicant petitions for any required relief including extensions of time and authorizes the Commissioner to charge the cost of such petitions and/or other fees due in connection with the filing of this document to **Deposit Account No. 03-1952** referencing docket no. 449122022900. However, the Commissioner is not authorized to charge the cost of the issue fee to the Deposit Account.

Respectfully submitted,

Dated: March 15, 2002

Kevin R. Spivak

Registration No. 43,148

Morrison & Foerster LLP 2000 Pennsylvania Avenue, N.W.

Washington, D.C. 20006-1888 Telephone: (202) 887-6924

Facsimile: (202) 263-8396

VERSION WITH MARKINGS TO SHOW CHANGES MADE

For the convenience of the Examiner, the changes made are shown below with deleted text in strikethrough and added text in underline.

In the Claims:

Please cancel claims 1-6.

Please add new claims 7-18 as follows:

7. (New) A method for minimizing packet memory, having a multiplicity of channelspecific packet memories, each of which is configured to hold a data packet, comprising:

reading the data packets into a channel-specific packet memory by a writing device; and
removing the data packets from the channel-specific packet memory by a reading device,
wherein

the data packets stored in the multiplicity of channel-specific packet memories are read out cyclically under the control of the reading device in accordance with the status of a multiplicity of counting devices.

- 8. (New) The method as claimed in claim 1, wherein each of the multiplicity of counting devices is assigned to one of the channel-specific packet memories.
- 9. (New) The method as claimed in claim 1, wherein the status of two of the counting devices differs essentially by a factor which is distinguished from the division of the number of bytes of a data packet and the number of channels.
- 10. (New) The method as claimed in claim 1, wherein the data packets are ATM cells, and the packet memories are ATM cell memories.
- 11. (New) The method as claimed in claim 1, wherein the writing device is an interface.
- 12. (New) The method as claimed in claim 1, wherein the reading device is a framer device which inserts ATM cells into an SDH transmission frame.

a multiplicity of channel-specific packet memories, each of which is configured to hold a data packet, the data packets being read into a channel-specific packet memory by a writing device and removed from the channel-specific packet memory by a reading device, wherein

(New) A system for minimizing packet memory, comprising:

the data packets stored in the multiplicity of channel-specific packet memories are read out cyclically under the control of the reading device in accordance with the status of a multiplicity

of counting devices.

13.

14. (New) The system as claimed in claim 13, wherein each of the multiplicity of counting devices is assigned to one of the channel-specific packet memories.

- 15. (New) The system as claimed in claim 13, wherein the status of two of the counting devices differs essentially by a factor which is distinguished from the division of the number of bytes of a data packet and the number of channels.
- 16. (New) The system as claimed in claim 13, wherein the data packets are ATM cells, and the packet memories are ATM cell memories.
- 17. (New) The system as claimed in claim 13, wherein the writing device is an interface.
- 18. (New) The system as claimed in claim 13, wherein the reading device is a framer device which inserts ATM cells into an SDH transmission frame.

In the Abstract:

Please replace the Abstract with the substitute Abstract attached hereto.

METHOD FOR MINIMIZING ATM CELL MEMORY

Abstract

ATM cells are conventionally converted into STM-4 signals as STM-1 datastreams via the Utopia Level 2 interface in the non-concatenated mode, for example for the STM-4 interface. For this purpose, 4 ATM cell memories, which are necessary owing to the specifications of this interface, are required for each channel. In order to reduce this number, the ATM cells are removed from the ATM cell memories with a chronological offset. As a result, the number of ATM cell memories can be halved without restrictions having to be accepted in the transmission process.

METHOD FOR MINIMIZING ATM CELL MEMORY

- 1 -

CLAIM FOR PRIORITY

This application claims priority to International Application No. PCT/DE00/02441 which was published in the German language on July 25, 2000.

10 TECHNICAL FIELD OF THE INVENTION

The invention relates to a method of minimizing packet memory, and in particular, to minimizing packet memory of multiple channel-specific memories, each of which hold a data packet.

15

20

25

30

35

5

BACKGROUND OF THE INVENTION

Contemporary transmission methods are generally divided into transmission methods which transmit information according to a synchronous transfer mode (STM) or asynchronous transfer mode (ATM).

The synchronous transfer mode STM is based on the transmission of information using SDH (synchronous hierarchy) digital transmission technology. information is transmitted in transmission frames. These are divided into a control field (SOH, Section Overhead, POH, Path Overhead) and a container field. In the former, control information relating connection is transmitted, while in the latter payload data are stored. ATM cells, for example in ATM systems by means of SDH, can also be used as payload data. The data must then be inserted into the frame structure at the start of the transmission process (downstream direction) and removed again at the reception end (upstream direction). For example information relating to the security of the transmission, bit errors, line failure, clock accuracy etc. are possible as control information.

20

25

30

The control field has two subregions SOH and POH. The subregion designated by SOH has control information relating to a transmission section (for example between two switching devices), while control information is transmitted between two users (end-to-end) in the subregion which is designated by POH.

In contemporary synchronous transmission methods, STM-1 interfaces are used. An STM-1 interface is represented physically by a connection between two SDH switching devices. The STM-1 interface is thus the basis of the SDH transmission. For this reason, the SDH switching matrices arranged in the SDH switching device are currently configured in the prior art for the switching through of STM-1 signals.

However, future transmission method contemplate higherorder signals such as STM-N (N>1) signals to be capable
of being switched through. Since this is not presently
the case, through-switching problems are experienced
with the SDH switching matrices which have been used
hitherto. A method of avoiding these problems known in
the prior art is the virtual concatenated mode. It is a
standardized method in which, for example, an STM-4
datastream is split up into 4 STM-1 datastreams. During
the transmission, 4 STM-1 datastreams are fed to the
receiving switch, switched through and then combined
again to form an STM-4 datastream. However, for this
purpose, the STM-1 datastreams which are transmitted in
channels must have a common reference variable so that
later recombination can occur.

The non-concatenated mode is in contrast to the above.

Here, the respective signals, for example STM-1 datastreams, are transmitted in channels which are independent of one another.

The standard interface for the transfer of ATM cells in non-concatenated mode is the Utopia Level interface. ATM cells are received by this interface and written into channel-specific memories in accordance with the assigned channel number. First, it determined whether channel-specific the memory question is free. Only if this is the case is an ATM cell written in.

- The ATM cells stored in the channel-specific memories 10 are then received by a framer device and inserted into an SDH frame structure. The ATM cells are written at a predefined speed into channel-specific memories removed again from them with a speed which deviates 15 therefrom. Although the writing-in speed which predefined by the Utopia Level 2 interface is higher (on average approximately 4 times) than the reading-out speed predefined by the framer device, it should be noted that the writing-in process is stopped by the 20 reception of an SOH field. An increase in the readingout speed of the framer device is thus absolutely necessary. In this case, the Utopia Level 2 interface may no longer be capable of appropriately filling the the FIFO cell memories of each channel-specific memory. 25 As a consequence, empty cells are inserted into the structure, which is to be avoided considerations of dynamics because this prevents a full
- In the prior art, a structure in which a total of 4 30 FIFO cell memories are used per channel-specific memory has become the solution to this problem. neither the framer device nor the Utopia Level 2 interface can simultaneously access the same FIFO cell 35 memory. At the start, all the FIFO cell memories are with ATM cells. First, the framer simultaneously reads out the ATM cells of, in each case, one of the 4 FIFO cell memories of all the

load from being reached.

10

25

channel-specific memories. As a result, the Utopia Level 2 interface is indirectly actuated in such a way that the FIFO cell memories which are now emptied are filled again with ATM cells by the interface. The framer device then cyclically reads out the further FIFO cell memories. Because a total of 4 FIFO cell memories are provided per channel-specific memory, care is taken to ensure that one of the 4 FIFO cell memories per channel-specific memory is always full. The STM-4 interface then operates at full load. The 4 FIFO cell memories per channel-specific memory average the pauses between the different frequencies during the writing and reading processes.

15 When there are higher-order interfaces (for example STM-4, STM-16 etc.), the number of FIFO cell memories rises drastically. This results in problems not only with the complexity of the entire transmission system (for example increased susceptibility to faults) but also with an increased power drain of the modules in the interfaces and associated warming. Furthermore, it is associated with increased costs (additional silicon costs).

SUMMARY OF THE INVENTION

In one embodiment of the invention, there is a method for minimizing packet memory, having a multiplicity of channel-specific packet memories, each of which is configured to hold a data packet. The method includes, for example, reading the data packets into a channel-specific packet memory by a writing device and removing the data packets from the channel-specific packet memory by a reading device, wherein the data packets stored in the multiplicity of channel-specific packet memories are read out cyclically under

the control of the reading device in accordance with the status of a multiplicity of counting devices.

In another aspect of the invention, each of the multiplicity of counting devices is assigned to one of the channel-specific packet memories.

In another aspect of the invention, the status of two of the counting devices differs essentially by a factor which is distinguished from the division of the number of bytes of a data packet and the number of channels.

In yet another aspect of the invention, the data packets are ATM cells, and the packet memories are ATM cell memories.

In another aspect of the invention, the writing device is an interface.

In another aspect of the invention, the reading device is a framer device which inserts ATM cells into an SDH transmission frame.

In another embodiment of the invention, there is a system for minimizing packet memory. The system includes, for example, a multiplicity of channel-specific packet memories, each of which is configured to hold a data packet, the data packets being read into a channel-specific packet memory by a writing device and removed from the channel-specific packet memory by a reading device, wherein the data packets stored in the multiplicity of channel-specific packet memories are read out cyclically under the control of the reading device in accordance with the status of a multiplicity of counting devices.

In another aspect of the invention, each of the multiplicity of counting devices is assigned to one of the channel-specific packet memories.

In another aspect of the invention, the status of two of the counting devices differs essentially by a factor which is distinguished from the division of the number of bytes of a data packet and the number of channels.

In still another aspect of the invention, the data packets are ATM cells, and the packet memories are ATM cell memories.

In another aspect of the invention, the writing device is an interface.

In another aspect of the invention, the reading device is a framer device which inserts ATM cells into an SDH transmission frame.

5 BRIEF DESCRIPTION OF THE DRAWINGS
The invention is explained in more detail below with reference to an exemplary embodiment. In the drawings:

- Fig. 1 shows the circuit arrangement according to the invention in a communications system.
 - Fig. 2 shows the circuit arrangement according to the invention.
- 15 Fig. 3 shows the conditions on the data lines Data_Ch0... Data_Ch3.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The invention indicates a way in which the number of cell memories for the non-concatenated mode can be reduced.

One advantage of the invention is the spatial arrangement of the FIFO cell memories of the prior art 25 converted, as it were, into a chronological arrangement. This means that the definition of the Utopia Level 2 interface is taken into account by ensuring that if the reading device accesses an ATM cell memory, an ATM cell is stored in it, and it is thus not necessary to insert any empty cells into the SDH transmission frame. This is achieved by virtue of the fact that the ATM cells stored in the ATM cell memory are removed from them in a chronologically staggered reading-out process.

10 Fig. 1 shows the circuit arrangement according to the invention in a communications system KS. According to the arrangement, a switching matrix SN, which can be used for switching through the ATM cells, is disclosed as a central component of the communications system KS.

In addition, ATM port devices P and devices SDH, between which the Utopia Level 2 interface is arranged, are shown. The interface is simultaneously part of the two devices. The circuit arrangement according to the invention is then integrated into the device SDH.

Framer devices (not shown here in more detail) which integrate the ATM cells into SDH transmission frames are to be considered as part of the device SDH. The circuit arrangement according to the invention is located in the downstream direction.

25

30

35

5

Fig. 2 shows the circuit arrangement according to the invention in detail. According to said arrangement, channel-specific memories SPO...SP3 which each have 2 FIFO cell memories FIFO_{xy}, FIFO_{xz} are disclosed. An FIFO cell memory can hold precisely one ATM cell. 2 FIFO cell memories are necessary because writing/reading processes cannot be performed simultaneously in one ATM cell memory. Therefore, while one ATM cell is removed from one of the ATM cell memories, a further ATM cell can thus be written into the remaining ATM cell memory.

According to Fig. 2, the channel-specific memory SP0 thus has the two FIFO cell memories $FIFO_{01}$, $FIFO_{02}$, the

10

15

channel-specific memory SP1 has the two FIFO cell memories $FIFO_{11}$, $FIFO_{12}$ and so on. The channel-specific memories SP0...SP3 are operatively connected to the Utopia Level 2 interface. The interface receives the ATM cells from the ATM port P and writes them to one of the two FIFO cell memories FIFO_{xv}, FIFO_{xz} of channel-specific memory SPO...SP3 in accordance with the channel Ch0...Ch3. The channel Ch0 is thus assigned the channel-specific memory SPO, and the channel Ch1 is thus assigned the channel-specific memory SP1 etc. The Utopia Level 2 interface ensures that the ATM cell memories are filled with ATM cells. The reason for this is that otherwise the framer device integrates empty cells into the SDH frames. The ATM cells are written into the channel-specific memories at a speed which is predefined by the Utopia Level 2 interface.

Furthermore, Fig. 2 shows a framer device FR. removes the ATM cells from one of the two FIFO cell 20 memories FIFOxy, FIFO_{xz} of the respective channelspecific memory SP0...SP3 and integrates them into SDH transmission frames. The reading-out processes supported by a reading counter RC which controls the chronological sequencing of the reading-out processes 25 by means of devices RCO...RC3. The ATM cells are removed from the respective channel-specific memories SPO...SP3 again at a speed which differs from the writing-in speed and is predefined by the framer device FR.

30

35

In order to aim at transmission of the greatest possible efficiency, the Utopia Level 2 interface fills up the channel-specific memories SP0...SP3 with ATM cells, and the framer device FR must correspondingly read out the ATM cells, in such a way that the dwell time of the ATM cells in the FIFO cell memories $FIFO_{xy}$, $FIFO_{xz}$ is as short as possible. For this purpose, the

10

15

writing/reading processes have to be correspondingly matched to one another.

For this purpose, the writing/reading process is started from an initial state. In this state, the FIFO cell memories FIFO_{xy}, FIFO_{xz} are to be filled with ATM cells. The Utopia Level 2 interface thus writes no ATM cells into the channel-specific memories SPO...SP3. The framer device FR initially reads out an ATM cell from the ATM cell memory FIFO₀₁ of the channel-specific memory SPO byte by byte. The decisive factor here is the counter reading of the counting device RCO. The counter reading results from the counting device RC being acted on by an offset. In the present case, this offset is 0 bytes.

The counter reading of the counting device RC1 then specifies when the ATM cell stored in the ATM cell memory FIFO11 of the channel-specific memory SP1 is to be read out. The counter reading results from the 20 counting device RC being acted on by a further offset. In the present case, this is 13 bytes. This means that the reading out of the ATM cell stored in the cell memory $FIFO_{11}$ is not started until 13 bytes of the ATM cell of the ATM cell memory $FIFO_{01}$ have been read out. 25 The offsets of the counting devices RC2 and RC3 are 26 and 39 bytes. The reading out takes place cyclically. During the reading-out processes, the Utopia Level 2 interface can write further ATM cells into the ATM cell memories. The criterion for this is, however, that the 30 respective ATM cell memory is empty. As a result of this method, cell memories do not simultaneously as in the prior art but rather the cell memories empty sequentially (see Fig. 3). As a result, only 2 ATM cell memories per channel-specific memory 35 are required.

10

15

Fig. 3 shows the conditions on the data lines Data_Ch0...Data_Ch3 downstream of the channel-specific memories SP0...SP3. The ATM cells are indicated by header H and payload P. The chronological offset of the transmission is clearly apparent here.

In the exemplary embodiment, the minimization of the ATM cell memories was referred to. However, the invention is not restricted to ATM cells and ATM cell memories. Instead, packets of a general type such as IP packets, for example, can also be removed from packet memories in accordance with the method according to the invention. As a consequence, the packet memories can then be minimized in the same way as the ATM cell memories of the exemplary embodiment.

Description

5

10

15

20

METHOD FOR MINIMIZING ATM CELL MEMORY

CLAIM FOR PRIORITY

This application claims priority to International Application No. PCT/DE00/02441 which was published in the German language on July 25, 2000.

TECHNICAL FIELD OF THE INVENTION

The invention relates to a method according to the preamble of patent claim 1. of minimizing packet memory, and in particular, to minimizing packet memory of multiple channel-specific memories, each of which hold a data packet.

BACKGROUND OF THE INVENTION

Contemporary transmission methods are generally divided into transmission methods which transmit information according to a synchronous transfer mode (STM) or asynchronous transfer mode (ATM).

The synchronous transfer mode STM is based on the transmission of information using SDH (synchronous digital hierarchy) transmission technology. Here, the 25 information is transmitted in transmission to The frames. These are divided into a control field (SOH, Section Overhead, POH, Path Overhead) and a container field. In the former, control information relating to the connection is transmitted, while in the latter 30 payload data are stored. ATM cells, for example in ATM systems by means of SDH, can also be used here as payload data. $\frac{\mathbf{The}}{\mathbf{De}}$ data must then be inserted into the frame structure at the start of the transmission process (downstream direction) and removed again at the reception end (upstream direction). For example information relating to the security of the transmission, bit errors, line failure, clock accuracy

etc. are possible as control information.

The control field has two subregions SOH and POH. The subregion designated by SOH has control information relating to a transmission section (for example between two switching devices), while control information is transmitted between two users (end-to-end) in the subregion which is designated by POH.

In contemporary synchronous transmission methods, STM-1 interfaces are used. An STM-1 interface is represented physically by a connection between two SDH switching devices. The STM-1 interface is thus the basis of the SDH transmission. For this reason, the SDH switching matrices arranged in the SDH switching device are currently configured in the prior art for the switching through of STM-1 signals.

However, in future the intention is for transmission method contemplate higher-order signals 20 such as STM-N (N>1) signals to be capable of being switched through. Because Since this is not presently the case at present, through-switching problems are experienced with the SDH switching matrices which have 25 been used hitherto. A method of avoiding these problems which has been known in the prior art is the virtual concatenated mode. It is a standardized method with in which, for example, an STM-4 datastream is split up into 4 STM-1 datastreams. During the transmission, 4 STM-1 datastreams are thus fed to the receiving switch, 30 switched through and then combined again to form an STM-4 datastream. However, for this purpose, the STM-1 datastreams which are transmitted in channels must have a common reference variable so that later recombination 35 can occur.

The non-concatenated mode is to be seen in contrast to the above. Here, the respective signals, for example STM-1 datastreams, are transmitted in channels which

20

25

30

are independent of one another.

The standard interface for the transfer of ATM cells in the non-concatenated mode is the Utopia Level 2 interface. ATM cells are received by this interface and written into channel-specific memories in accordance with the assigned channel number. In a first step First, it is determined here whether the channel-specific memory in question is free. Only if this is the case is an ATM cell written in.

The ATM cells stored in the channel-specific memories are then received by a framer device and inserted into an SDH frame structure. The ATM cells are thus written at a predefined speed into channel-specific memories and removed again from them with a speed which deviates therefrom. Although the writing-in speed which predefined by the Utopia Level 2 interface is higher (on average approximately 4 times) than the reading-out speed predefined by the framer device, it is to be borne in mind here should be noted that the writing-in process is stopped by the reception of an SOH field. An increase in the reading-out speed of the framer device is thus absolutely necessary. In this case, the Utopia interface may no longer be capable appropriately filling the the FIFO cell memories of each channel-specific memory. As a consequence, empty cells are inserted into the frame structure, which is to be avoided for considerations of dynamics because this prevents a full load from being reached.

In the prior art, a structure in which a total of 4 FIFO cell memories are used per channel-specific memory has become apparent as the solution to this problem.

Here, it is necessary to bear in mind that However, neither the framer device nor the Utopia Level 2 interface can simultaneously access the same FIFO cell memory. At the start, all the FIFO cell memories are

20

25

30

filled with ATM cells. In a first step First, the framer device simultaneously reads out the ATM cells of, in each case, one of the 4 FIFO cell memories of all the channel-specific memories. As a result, the Utopia Level 2 interface is indirectly actuated in such a way that the FIFO cell memories which are now emptied are filled again with ATM cells by said the interface. The framer device then cyclically reads out the further FIFO cell memories. Because a total of 4 FIFO cell memories are provided per channel-specific memory, care is taken to ensure that one of the 4 FIFO cell memories per channel-specific memory is always full. The STM-4 interface then operates at full load. The 4 FIFO cell memories per channel-specific memory average the pauses between the different frequencies during the writing and reading processes.

It is problematic here that when When there are higherorder interfaces (for example STM-4, STM-16 etc.), the
number of FIFO cell memories rises drastically.

However, this This results in problems not only with
the complexity of the entire transmission system (for
example increased susceptibility to faults) but also
with an increased power drain of the modules in the
interfaces and associated warming. Furthermore, it is
associated with increased costs (additional silicon
costs).

The invention is based on the object of indicating a way in which the number of cell memories for the non-concatenated mode can be reduced.

SUMMARY OF THE INVENTION

In one embodiment of the invention, there is a method for minimizing packet memory, having a multiplicity of channel-specific packet memories, each of which is configured to hold a data packet. The

method includes, for example, reading the data packets into a channel-specific packet memory by a writing device and removing the data packets from the channel-specific packet memory by a reading device, wherein the data packets stored in the multiplicity of channel-specific packet memories are read out cyclically under the control of the reading device in accordance with the status of a multiplicity of counting devices.

In another aspect of the invention, each of the multiplicity of counting devices is assigned to one of the channel-specific packet memories.

In another aspect of the invention, the status of two of the counting devices differs essentially by a factor which is distinguished from the division of the number of bytes of a data packet and the number of channels.

In yet another aspect of the invention, the data packets are ATM cells, and the packet memories are ATM cell memories.

In another aspect of the invention, the writing device is an interface.

In another aspect of the invention, the reading device is a framer device which inserts ATM cells into an SDH transmission frame.

In another embodiment of the invention, there is a system for minimizing packet memory. The system includes, for example, a multiplicity of channel-specific packet memories, each of which is configured to hold a data packet, the data packets being read into a channel-specific packet memory by a writing device and removed from the channel-specific packet memory by a reading device, wherein the data packets stored in the multiplicity of channel-specific packet memories

15

are read out cyclically under the control of the reading device in accordance with the status of a multiplicity of counting devices.

In another aspect of the invention, each of the multiplicity of counting devices is assigned to one of the channel-specific packet memories.

In another aspect of the invention, the status of two of the counting devices differs essentially by a factor which is distinguished from the division of the number of bytes of a data packet and the number of channels.

In still another aspect of the invention, the data packets are ATM cells, and the packet memories are ATM cell memories.

In another aspect of the invention, the writing device is an interface.

In another aspect of the invention, the reading device is a framer device which inserts ATM cells into an SDH transmission frame.

The invention is achieved on the basis of the features specified in the preamble of patent claim 1 by means of the features claimed in the characterizing part.

An advantage of the invention is in particular the fact that the spatial arrangement of the FIFO cell memories of the prior art is converted, as it were, into a chronological arrangement. This means that, here too, the definition of the Utopia Level 2 interface is taken into account by ensuring that if the reading device accesses an ATM cell memory, an ATM cell is always stored in it, and it is thus not necessary to insert any empty cells into the SDH transmission frame. This is achieved by virtue of the fact that the ATM cells stored in the ATM cell memory are removed from them in

a chronologically staggered reading out process.

Advantageous developments of the invention are specified in the subclaims.

5 BRIEF DESCRIPTION OF THE DRAWINGS

The invention is explained in more detail below with reference to an exemplary embodiment. In the <u>drawing</u> <u>drawings</u>:

- 10 Fig. 1 shows the arrangement of the circuit arrangement according to the invention in a communications system.
- Fig. 2 shows the circuit arrangement according to the invention τ_{\cdot}
 - Fig. 3 shows the conditions on the data lines Data_Ch0... Data_Ch3.
- DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

 The invention indicates a way in which the number of cell memories for the non-concatenated mode can be reduced.
- advantage of 25 the invention is the spatial arrangement of the FIFO cell memories of the prior art is converted, as it were, into a chronological arrangement. This means that the definition of the Utopia Level 2 interface is taken into account by ensuring that if the reading device accesses an ATM 30 cell memory, an ATM cell is stored in it, and it is thus not necessary to insert any empty cells into the SDH transmission frame. This is achieved by virtue of the fact that the ATM cells stored in the ATM cell memory are removed from them in a chronologically 35 staggered reading-out process.
 - Fig. 1 shows the Fig. 1 shows the arrangement of the

15

30

35

circuit arrangement according to the invention in a communications KS. According to system said arrangement, a switching matrix SN, which can be used for switching through the ATM cells, is disclosed as a central component of the communications system KS. In addition, ATM port devices P and devices SDH, between which the Utopia Level 2 interface is arranged, are shown. Said The interface is simultaneously part of the two devices. The circuit arrangement according to the invention is then integrated into the device SDH. Framer devices (not shown here in more detail) which integrate the ATM cells into SDH transmission frames are to be considered as part of the device SDH. The circuit arrangement according to the invention located in the downstream direction.

Fig. 2 shows the circuit arrangement according to the invention in detail. According to said arrangement, channel-specific memories SPO...SP3 which each have 2 FIFO cell memories FIFO_{xy}, FIFO_{xz} are disclosed. An FIFO cell memory can hold precisely one ATM cell. 2 FIFO cell memories are necessary because writing/reading processes cannot be performed simultaneously in one ATM cell memory. Therefore, while one ATM cell is removed from one of the ATM cell memories, a further ATM cell can thus be written into the remaining ATM cell memory.

According to Fig. 2, the channel-specific memory SP0 thus has the two FIFO cell memories FIFO $_{01}$, FIFO $_{02}$, the channel-specific memory SP1 has the two FIFO cell memories FIFO $_{11}$, FIFO $_{12}$ and so on. The channel-specific memories SP0...SP3 are operatively connected to the Utopia Level 2 interface. Said The interface receives the ATM cells from the ATM port P and writes them to one of the two FIFO cell memories FIFO $_{xy}$, FIFO $_{xz}$ of the respective channel-specific memory SP0...SP3 in accordance with the channel Ch0...Ch3. The channel Ch0 is thus assigned the channel-specific memory SP0, and the

channel thus assigned the channel-specific Ch1 is memory SP1 etc. The Utopia Level 2 interface must ensure at all times ensures that the ATM cell memories are filled with ATM cells. The reason for this is that otherwise the framer device integrates empty cells into the SDH frames. The ATM cells are written into the channel-specific memories at а speed which predefined by the Utopia Level 2 interface.

10 Furthermore, Fiq. 2 shows a framer device FR. removes the ATM cells from one of the two FIFO cell memories FIFOxy, FIFO_{xz} of the respective channelspecific memory SP0...SP3 and integrates them into SDH transmission frames. The reading-out processes supported by a reading counter RC which controls the 15 chronological sequencing of the reading-out processes by means of devices RCO...RC3. The ATM cells are removed from the respective channel-specific memories SPO...SP3 again at a speed which differs from the writing-in speed and is predefined by the framer device FR. 20

In order to aim at transmission of the possible efficiency, the Utopia Level 2 interface must fill tup the channel-specific memories SPO...SP3 25 with ATM cells, and the framer device FR must correspondingly read out the ATM cells, in such a way that the dwell time of the ATM cells in the FIFO cell memories FIFO_{xy} , FIFO_{xz} is as short as possible. For this purpose, the writing/reading processes have to be correspondingly matched to one another. 30

For this purpose, the writing/reading process is started from an initial state. In this state, all the FIFO cell memories FIFO_{xy}, FIFO_{xz} are to be filled with ATM cells. The Utopia Level 2 interface thus writes no ATM cells into the channel-specific memories SPO...SP3. The framer device FR initially reads out an ATM cell from the ATM cell memory FIFO₀₁ of the channel-specific

15

20

25

memory SPO byte by byte. The decisive factor here is the counter reading of the counting device RCO. The counter reading results from the counting device RC being acted on by an offset. In the present case, this offset is 0 bytes.

The counter reading of the counting device RC1 then specifies when the ATM cell stored in the ATM cell memory FIFO11 of the channel-specific memory SP1 is to be read out. The counter reading results from the counting device RC being acted on by a further offset. In the present case, this is 13 bytes. This means that the reading out of the ATM cell stored in the cell memory $FIFO_{11}$ is not started until 13 bytes of the ATM cell of the ATM cell memory $FIFO_{01}$ have been read out. The offsets of the counting devices RC2 and RC3 are 26 and 39 bytes. The reading out takes place cyclically. During the reading-out processes, the Utopia Level 2 interface can write further ATM cells into the ATM cell memories. The criterion for this is, however, that the respective ATM cell memory is empty. As a result of this method. 4 cell memories do not simultaneously as in the prior art but rather the cell memories empty sequentially (see Fig. 3). As a result, only 2 ATM cell memories per channel-specific memory are required.

Fig. 3 shows the conditions on the data lines Data_Ch0...Data_Ch3 downstream of the channel-specific memories SP0...SP3. The ATM cells are indicated by header H and payload P. The chronological offset of the transmission is clearly apparent here.

In the exemplary embodiment, the minimization of the
ATM cell memories was referred to. However, the
invention is not restricted to ATM cells and ATM cell
memories. Instead, packets of a general type such as IP
packets, for example, can also be removed from packet

memories in accordance with the method according to the invention. As a consequence, the packet memories can then be minimized in the same way as the ATM cell memories of the exemplary embodiment.

15

20

Description

Method for minimizing ATM cell memory

5 The invention relates to a method according to the preamble of patent claim 1.

Contemporary transmission methods are generally divided into transmission methods which transmit information according to a synchronous transfer mode (STM) or asynchronous transfer mode (ATM).

The synchronous transfer mode STM is based on the transmission of information using SDH (synchronous digital hierarchy) transmission technology. Here, the to information is transmitted in transmission frames. These are divided into a control field (SOH, Section Overhead; POH, Path Overhead) and a container field. In former, control information relating connection is transmitted, while in the latter payload data are stored. ATM cells, for example in ATM systems by means of SDH, can also be used here as payload data. Said data must then be inserted into the frame structure at the start of the transmission process (downstream direction) and removed aqain at direction). reception end (upstream For example information relating to the security of transmission, bit errors, line failure, clock accuracy etc. are possible as control information.

The control field has two subregions SOH and POH. The subregion designated by SOH has control information relating to a transmission section (for example between two switching devices), while control information is transmitted between two users (end-to-end) in the subregion which is designated by POH.

30

35

25

In contemporary synchronous transmission methods, STM-1 interfaces are used. An STM-1 interface is represented physically by a connection between two SDH switching devices. The STM-1 interface is thus the basis of the SDH transmission. For this reason, the SDH switching matrices arranged in the SDH switching device are currently configured in the prior art for the switching through of STM-1 signals.

10 However, in future the intention is for higher-order signals such as STM-N (N>1) signals to be capable of being switched through. Because this is not the case at present, through-switching problems are experienced with the SDH switching matrices which have been used hitherto. A method of avoiding these problems which has 15 been known in the prior art is the virtual concatenated mode. It is a standardized method with which, example, an STM-4 datastream is split up into 4 STM-1 datastreams. During the transmission, 4 STM-1 datastreams are thus fed to the receiving 20 switch. switched through and then combined again to form an STM-4 datastream. However, for this purpose, the STM-1 datastreams which are transmitted in channels must have a common reference variable so that later recombination 25 can occur.

The non-concatenated mode is to be seen in contrast to the above. Here, the respective signals, for example STM-1 datastreams, are transmitted in channels which are independent of one another.

The standard interface for the transfer of ATM cells in the non-concatenated mode is the Utopia Level 2 interface. ATM cells are received by this interface and written into channel-specific memories in accordance with the assigned channel number. In a first step, it is determined here whether the channel-specific memory in question is free. Only if this is the case is an ATM cell written in.

The ATM cells stored in the channel-specific memories are then received by a framer device and inserted into an SDH frame structure. The ATM cells are thus written at a predefined speed into channel-specific memories and removed again from them with a speed which deviates therefrom. Although the writing-in speed which predefined by the Utopia Level 2 interface is higher (on average approximately 4 times) than the reading-out speed predefined by the framer device, it is to be borne in mind here that the writing-in process stopped by the reception of an SOH field. An increase in the reading-out speed of the framer device is thus absolutely necessary. In this case, the Utopia Level 2 interface may no longer be capable of appropriately filling the the FIFO cell memories of each channelspecific memory. As a consequence, empty cells are inserted into the frame structure, which is to be avoided for considerations of dynamics because this prevents a full load from being reached.

20

5

10

15

In the prior art, a structure in which a total of 4 FIFO cell memories are used per channel-specific memory has become apparent as the solution to this problem. Here, it is necessary to bear in mind that neither the framer device nor the Utopia Level 2 interface can 25 simultaneously access the same FIFO cell memory. At the start, all the FIFO cell memories are filled with ATM In a first step, the framer device simultaneously reads out the ATM cells of in each case one of the 4 FIFO cell memories of all the channel-30 specific memories. As a result, the Utopia Level 2 interface is indirectly actuated in such a way that the FIFO cell memories which are now emptied are filled again with ATM cells by said interface. The framer device then cyclically reads out the further FIFO cell 35 memories. Because a total of 4 FIFO cell memories are provided per channel-specific memory, care is taken to ensure that one of the 4 FIFO

cell memories per channel-specific memory is always full. The STM-4 interface then operates at full load. The 4 FIFO cell memories per channel-specific memory average the pauses between the different frequencies during the writing and reading processes.

It is problematic here that when there are higher-order interfaces (for example STM-4, STM-16 etc.), the number of FIFO cell memories rises drastically. However, this results in problems not only with the complexity of the entire transmission system (for example increased susceptibility to faults) but also with an increased power drain of the modules in the interfaces and associated warming. Furthermore, it is associated with increased costs (additional silicon costs).

The invention is based on the object of indicating a way in which the number of cell memories for the non-concatenated mode can be reduced.

20

5

10

15

The invention is achieved on the basis of the features specified in the preamble of patent claim 1 by means of the features claimed in the characterizing part.

An advantage of the invention is in particular the fact that the spatial arrangement of the FIFO cell memories of the prior art is converted, as it were, into a chronological arrangement. This means that, here too, the definition of the Utopia Level 2 interface is taken into account by ensuring that if the reading device accesses an ATM cell memory, an ATM cell is always stored in it, and it is thus not necessary to insert any empty cells into the SDH transmission frame. This is achieved by virtue of the fact that the ATM cells

35 stored in the ATM cell memory are removed from them in a chronologically staggered reading-out process.

direction.

Advantageous developments of the invention are specified in the subclaims.

The invention is explained in more detail below with reference to an exemplary embodiment. In the drawing:

- Fig. 1 shows the arrangement of the circuit arrangement according to the invention in a communications system,
- 10 Fig. 2 shows the circuit arrangement according to the invention,
 - Fig. 3 shows the conditions on the data lines Data_Ch0... Data_Ch3.
- 15 Fig. 1 shows the arrangement of the circuit arrangement according to the invention in a communications system KS. According to said arrangement, a switching matrix SN, which can be used for switching through the ATM cells, is disclosed as a central component of the communications system KS. In addition, ATM port devices 20 P and devices SDH, between which the Utopia Level 2 interface is arranged, are shown. Said interface is simultaneously part of the two devices. The circuit arrangement according to the invention is 25 integrated into the device SDH. Framer devices shown here in more detail) which integrate the ATM cells into SDH transmission frames are to be considered as part of the device SDH. The circuit arrangement according to the invention is located in the downstream
- Fig. 2 shows the circuit arrangement according to the invention in detail. According to said arrangement, channel-specific memories SPO...SP3 which each have 2

 FIFO cell memories FIFO_{xy}, FIFO_{xz} are disclosed. An FIFO cell memory can hold precisely one ATM cell. 2 FIFO cell memories are necessary because writing/reading

processes cannot be performed simultaneously in one ATM cell memory. Therefore, while one ATM cell is removed from one of the ATM cell memories, a further ATM cell can thus be written into the remaining ATM cell memory.

5

10

15

20

According to Fig. 2, the channel-specific memory SPO thus has the two FIFO cell memories FIFO01, FIFO02, the channel-specific memory SP1 has the two FIFO cell memories FIFO11, FIFO12 and so on. The channel-specific memories SP0...SP3 are operatively connected to Utopia Level 2 interface. Said interface receives the ATM cells from the ATM port P and writes them to one of the two FIFO cell memories FIFOxy, FIFOxz of respective channel-specific memory SPO...SP3 in accordance with the channel Ch0...Ch3. The channel Ch0 is thus assigned the channel-specific memory SPO, and the channel Ch1 is thus assigned the channel-specific memory SP1 etc. The Utopia Level 2 interface must ensure at all times that the ATM cell memories are filled with ATM cells. The reason for this is that otherwise the framer device integrates empty cells into the SDH frames. The ATM cells are written into the channel-specific memories at a speed which predefined by the Utopia Level 2 interface.

25

30

35

Furthermore, Fig. 2 shows a framer device FR. It removes the ATM cells from one of the two FIFO cell memories FIFO_{xy}, FIFO_{xz} of the respective channel-specific memory SP0...SP3 and integrates them into SDH transmission frames. The reading-out processes are supported by a reading counter RC which controls the chronological sequencing of the reading-out processes by means of devices RC0...RC3. The ATM cells are removed from the respective channel-specific memories SP0...SP3 again at a speed which differs from the writing-in speed and is predefined by the framer device FR.

In order to aim at transmission of the greatest possible efficiency, the Utopia Level 2 interface must fill up the channel-specific memories SP0...SP3 with ATM cells, and the framer device FR must correspondingly read out the ATM cells, in such a way that the dwell time of the ATM cells in the FIFO cell memories $FIFO_{xy}$, $FIFO_{xz}$ is as short as possible. For this purpose, the writing/reading processes have to be correspondingly matched to one another.

10

15

20

For this purpose, the writing/reading process is started from an initial state. In this state, all the FIFO cell memories $FIFO_{xy}$, $FIFO_{xz}$ are to be filled with ATM cells. The Utopia Level 2 interface thus writes no ATM cells into the channel-specific memories SP0...SP3. The framer device FR initially reads out an ATM cell from the ATM cell memory $FIFO_{01}$ of the channel-specific memory SP0 byte by byte. The decisive factor here is the counter reading of the counting device RC0. The counter reading results from the counting device RC being acted on by an offset. In the present case, this offset is 0 bytes.

The counter reading of the counting device RC1 then specifies when the ATM cell stored in the ATM cell memory FIFO₁₁ of the channel-specific memory SP1 is to be read out. The counter reading results from the counting device RC being acted on by a further offset. In the present case, this is 13 bytes. This means that the reading out of the ATM cell stored in the cell memory FIFO₁₁ is not started until 13 bytes of the ATM cell of the ATM cell memory FIFO₀₁ have been read out. The offsets of the counting devices RC2 and RC3 are 26 and 39 bytes. The reading out takes place cyclically.

35 During the reading-out processes, the Utopia Level 2 interface can write further ATM cells into the ATM cell

memories. The criterion for this is, however, that the respective ATM cell memory is empty. As a result of

10

15

20

this method, 4 cell memories do not empty simultaneously as in the prior art but rather the cell memories empty sequentially (see Fig. 3). As a result, only 2 ATM cell memories per channel-specific memory are required.

Fig. 3 shows the conditions on the data lines Data_Ch0...Data_Ch3 downstream of the channel-specific memories SP0...SP3. The ATM cells are indicated by header H and payload P. The chronological offset of the transmission is clearly apparent here.

In the exemplary embodiment, the minimization of the ATM cell memories was referred to. However, the invention is not restricted to ATM cells and ATM cell memories. Instead, packets of a general type such as IP packets, for example, can also be removed from packet memories in accordance with the method according to the invention. As a consequence, the packet memories can then be minimized in the same way as the ATM cell memories of the exemplary embodiment.

Patent claims

- 1. A method for minimizing packet memory, having a multiplicity of channel-specific packet memories (FIFO $_{xy}$, FIFO $_{xz}$), each of which can be used to hold a data packet, the data packets being read into a channel-specific packet memory by a writing device (Utopia Level 2) and removed from it again by a reading device (FR), characterized in that the data packets stored in the multiplicity of channel-specific packet memories (FIFO $_{xy}$, FIFO $_{xz}$) are read out cyclically under the control of the reading device (FR) in accordance with the status of a multiplicity of counting devices (RCO...RCn).
- 2. The method as claimed in claim 1, characterized in that the multiplicity of counting devices (RC0..RCn) is embodied in such a way that each of these counting devices is assigned in each case to one of the channel-specific packet memories (FIFO_{xx}, FIFO_{xz}).
- 3. The method as claimed in claim 1, 2, characterized in that the status of two counting devices (RC0...RCn) differs essentially by a factor which is distinguished from the division of the number of bytes of a data packet (for example 53) and the number of channels.
- 4. The method as claimed in claim 1 to 3, characterized in that the data packets are embodied as ATM cells, and the packet memories are embodied as ATM cell memories (FIFO $_{xy}$, FIFO $_{xz}$).
- 5. The method as claimed in claim 1 to 4, characterized in that the writing device is embodied as a Utopia Level 2 interface.
- 6. The method as claimed in claim 1 to 4, characterized in that the reading device is embodied as

a framer device (FR) which inserts ATM cells into an SDH transmission frame.


Abstract


Method for minimizing ATM cell memory

In the prior art, ATM cells are converted into STM-4 signals as STM-1 datastreams via the Utopia Level 2 interface in the non-concatenated mode, for example for the STM-4 interface. For this purpose, 4 ATM cell which are necessary owing to the specifications of this interface, are required for each channel. In order to reduce this number, the ATM cells removed from the ATM cell memories chronological offset. As a result, the number of ATM cell memories can be halved without restrictions having to be accepted in the transmission process.


Fig. 2

1/2





2/2



Declaration and Power of Attorney For Patent Application Erklärung Für Patentanmeldungen Mit Vollmacht

German Language Declaration

Als nachstehend benannter Erfinder erkläre ich hiermit an Eides Statt:

As a below named inventor, I hereby declare that:

dass mein Wohnsitz, meine Postanschrift, und meine Staatsangehörigkeit den im Nachstehenden nach meinem Namen aufgeführten Angaben entsprechen, My residence, post office address and citizenship are as stated below next to my name,

dass ich, nach bestem Wissen der ursprüngliche, erste und alleinige Erfinder (falls nachstehend nur ein Name angegeben ist) oder ein ursprünglicher, erster und Miterfinder (falls nachstehend mehrere Namen aufgeführt sind) des Gegenstandes bin, für den dieser Antrag gestellt wird und für den ein Patent beantragt wird für die Erfindung mit dem Titel:

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

minimising

cell

<u>Verfahren zum Minimieren von ATM-</u> <u>Zellenspeicher</u>

for

deren Beschreibung

(check one)

Method

memories

(zutreffendes ankreuzen)

is attached hereto.

the specification of which

☐ hier beigefügt ist.
☑ am _25.07.2000 als

PCT internationale Anmeldung
PCT Anmeldungsnummer PCT/DE00/02441

PCT international application
PCT Application No. PCT/DE00/02441

eingereicht wurde und am _____abgeändert wurde (falls tatsächlich abgeändert).

and was amended on _____(if applicable)

Ich bestätige hiermit, dass ich den Inhalt der obigen Patentanmeldung einschliesslich der Ansprüche durchgesehen und verstanden habe, die eventuell durch einen Zusatzantrag wie oben erwähnt abgeändert wurde. I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims as amended by any amendment referred to above.

Ich erkenne meine Pflicht zur Offenbarung irgendwelcher Informationen, die für die Prüfung der vorliegenden Anmeldung in Einklang mit Absatz 37, Bundesgesetzbuch, Paragraph 1.56(a) von Wichtigkeit sind, an

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).

Ich beanspruche hiermit ausländische Prioritätsvorteile gemäss Abschnitt 35 der Zivilprozessordnung der Vereinigten Staaten, Paragraph 119 aller unten angegebenen Auslandsanmeldungen für ein Patent oder eine Erfindersurkunde, und habe auch alle Auslandsanmeldungen für ein Patent oder eine Erfindersurkunde nachstehend gekennzeichnet, die ein Anmeldedatum haben, das vor dem Anmeldedatum der Anmeldung liegt, für die Priorität beansprucht wird.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Page 1

		German Langua	age Declaration		
Prior foreign ap Priorität beansp				Priorit	ty Claimed
19944490.0 (Number) (Nummer)	<u>DE</u> (Country) (Land)	<u>16.09.1999</u> (Day Month Ye (Tag Monat Jal	ar Filed) nr eingereicht)	X Yes Ja	No Nein
(Number) (Nummer)	「(Country) (Land)	(Day Month Ye (Tag Monat Jal		Yes Ja	□ No Nein
(Number) (Nummer)	(Country) (Land)	(Day Month Ye (Tag Monat Jal		Yes Ja	□ No Nein
prozessordnung 120, den Vorz dungen und fall dieser Anme amerikanischen Paragraphen de der Vereinigten erkenne ich ge Paragraph 1.56 Informationen a der früheren An	Patentanmeldung es Absatzes 35 der Staaten, Paragrapi emäss Absatz 37, liga meine Pflicht zu an, die zwischen dem n Anmeldedatum	Staaten, Paragraph Ifgeführten Anmel- us jedem Anspruch einer früheren laut dem ersten Zivilprozeßordnung n 122 offenbart ist, Bundesgesetzbuch, Ir Offenbarung von em Anmeldedatum ationalen oder PCT	I hereby claim the ben Code. §120 of any U below and, insofar as claims of this applica United States applica the first paragraph o §122, I acknowledge information as define Regulations, §1.56(a) date of the prior appl international filing date	Inited States at the subject metion is not distinction in the metion in the metion in the determinant to the duty to determine the course lication and the subject to the subject in the s	application(s) listed atter of each of the sclosed in the prior anner provided the sclose Code of disclose material, Code of Federald between the filling national or PC
PCT/DE00/0244 (Application Serial N (Anmeldeseriennum	lo.)	<u>25.07.2000</u> (Filing Date D, M, Y) (Anmeldedatum T, M, J)	anhängig (Status) (patentiert, anhängig, aufgegeben)		pending (Status) (patented, pending, abandoned)
(Application Serial N (Anmeldeseriennum		(Filing Date D,M,Y) Anmeldedatum T, M; J)	(Status) (patentiert, anhängig, aufgeben)	((Status) (patented, pending, abandoned)
den Erklärung besten Wissen entsprechen, ur rung in Kenntnis vorsätzlich falsc Absatz 18 der Staaten von Ar Gefängnis bestr wissentlich und tigkeit der vorlie	mit, dass alle von m gemachten Angab und Gewissen de nd dass ich diese el s dessen abgebe, de che Angaben gemäs Zivilprozessordnun merika mit Geldstra raft werden koennen vorsätzlich falsche egenden Patentanm Patentes gefährden	pen nach meinem er vollen Wahrheit desstattliche Erklä- ass wissentlich und es Paragraph 1001, eg der Vereinigten fe belegt und/oder , und dass derartig Angaben die Gül- eldung oder eines	I hereby declare that a own knowledge are tron information and be further that these st knowledge that willful made are punishable under Section 1001 c Code and that such jeopardize the validity issued thereon.	ue and that a elief are believ atements we false stateme by fine or imp of Title 18 of willful false	Il statements mad yed to be true, an re made with the ents and the like s visonment, or both the United State e statements ma

The hard conf. By then the last that I let be that that the last that the last the last that the last that the

German Language Declaration

VERTRETUNGSVOLLMACHT: Als benannter Erfinder beauftrage ich hiermit den nachstehend benannten Patentanwalt (oder die nachstehend benannten Patentanwälte) und/oder Patent-Agenten mit der Verfolgung der vorliegenden Patentanmeldung sowie mit der Abwicklung aller damit verbundenen Geschäfte vor dem Patent- und Warenzeichenamt: (Name und Registrationsnummer anführen)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

ereby appoir	nt
ne and	telephon
Date	
	ı
	1
	
Date	

Page 3

Form PTO-FB-240 (8-83)

(Bitte entsprechende Informationen und Unterschriften im

Falle von dritten und weiteren Miterfindern angeben).

Patent and Trademark Office-U.S. Department of COMMERCE

subsequent joint inventors).

(Supply similar information and signature for third and